# Generated by roxygen2: do not edit by hand

export("%&%")
export("%<<%")
export("%>>%")
export("%^%")
export("%|%")
export(bit_vector_AND)
export(bit_vector_OR)
export(bit_vector_XOR)
useDynLib(vectorbitops, .registration = TRUE)
